

# Stable Hysteresis-Free MoS<sub>2</sub> Transistors With Low-*k*/High-*k* Bilayer Gate Dielectrics

Zhijie Zhang, Meng Su, Guoli Li<sup>ID</sup>, Jianlu Wang, *Member, IEEE*, Xiaoyu Zhang, Johnny C. Ho, *Member, IEEE*, Chunlan Wang, Da Wan<sup>ID</sup>, Xingqiang Liu<sup>ID</sup>, and Lei Liao<sup>ID</sup>, *Senior Member, IEEE*

**Abstract**—Hysteresis-free and low-voltage operation are essential for low-power-consumption electronics. Herein, MoS<sub>2</sub> transistors configured with bilayer-stacked polymethyl methacrylate (PMMA)/poly (vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) gate dielectric are demonstrated, which leverages the advantages of the hysteresis-free characteristic of PMMA and high-*k* property of P(VDF-TrFE). The trap density and the threshold voltage of the devices can be reduced to  $7.0 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $-2.2 \text{ V}$ , respectively. Moreover, the devices maintain stable performance under bias stress conditions. The devices present negligibly changed transfer and output characteristics over 101 cycling tests, indicating excellent stability. The bilayered dielectric engineering strategy provides a promising avenue to achieve hysteresis-free low-power operation in 2D materials based transistors with high stability.

**Index Terms**—Bilayer dielectrics, MoS<sub>2</sub>, hysteresis-free, high stability.

## I. INTRODUCTION

AS the device miniaturization is approaching its fundamental physical limit, alternative device channel materials [1], such as two-dimensional (2D) layered materials with atomic thickness, present excellent electrical performance even with 1 nm short channel [2]. Generally, the threshold voltage ( $V_{\text{TH}}$ ) is predominantly dictated by the thickness and the relative permittivity of gate dielectrics. Ultrathin high-*k* oxide dielectrics, *e.g.* HfO<sub>2</sub> [3], are utilized for low-voltage operation, where the enhanced electrostatic gate control can be efficiently achieved. However, the conformal deposition of dielectrics on MoS<sub>2</sub> still remains challenging, due to the lack of sufficient dangling bond or nucleation sites [4]. On the other hand, solution-processed high-*k* polymer dielectrics, such as poly (vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)), are widely considered as high-quality dielectric layers for 2D materials based transistors [5]–[7].

Nevertheless, there is still a disastrous disadvantage that the localized states induced by the gate bias would lead to significant numerous trapped charges existed in the 2D materials/dielectric interface, which makes the  $V_{\text{TH}}$  shift substantially even in the inert environment [8]. To address this stability concern, low-*k* non-polar polymer dielectrics have been adopted [9]. And a low-*k* hydrophobic dielectric, such as polymethyl methacrylate (PMMA), enables hysteresis-free operation by eliminating the influence of moisture, oxygen, mobile charges, and some other impurities [10], but the fabricated devices cannot be operated with low voltage.

In this regard, the bilayer-stacked dielectrics are proposed, in which the high-*k* dielectrics induce high accumulated carrier density in the channel with high gate capacitance, whereas the low-*k* dielectrics provide the device with the reasonably stable operation. Herein, the bilayer-stacked dielectrics, which consist of low-*k* PMMA and high-*k* P(VDF-TrFE), are employed to achieve high-performance MoS<sub>2</sub> transistors with the low-voltage operation, hysteresis-free characteristic, and long-term stability. Notably, the interface trap density ( $D_{\text{it}}$ ) and  $V_{\text{TH}}$  can be reduced to be  $7.0 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $-2.2 \text{ V}$ , respectively. Therefore, the strategy present here is

Manuscript received May 19, 2020; accepted June 1, 2020. Date of publication June 5, 2020; date of current version June 29, 2020. This work was supported in part by the National Key Research and Development Program of Ministry of Science and Technology under Grant 2018YFA0703704 and Grant 2018YFB0406603, in part by the China National Funds for Distinguished Young Scientists under Grant 61925403, in part by the National Natural Science Foundation of China under Grant 61851403, Grant 61811540408, Grant 51872084, and Grant 61704051, in part by the Key Research and Development Plan of Hunan Province under Grant 2018GK2064, and in part by the Natural Science Foundation of Hunan Province under Grant 2017RS3021 and Grant 2017JJ3033. The review of this letter was arranged by Editor T. Palacios. (Zhijie Zhang and Meng Su contributed equally to this work.) (Corresponding authors: Xingqiang Liu; Lei Liao.)

Zhijie Zhang and Meng Su are with the School of Physics and Technology, Wuhan University, Wuhan 430072, China.

Guoli Li and Xingqiang Liu are with the Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China (e-mail: liuxq@hnu.edu.cn).

Jianlu Wang and Xiaoyu Zhang are with the National Laboratory for Infrared Physics, Shanghai Institute of Technical Physics, Chinese Academy of Science, Shanghai 200083, China.

Johnny C. Ho is with the Department of Materials Science and Engineering, City University of Hong Kong, Hong Kong.

Chunlan Wang is with the School of Science, Xi'an Polytechnic University, Xi'an 710048, China.

Da Wan is with the School of Information Science and Engineering, Wuhan University of Science and Technology, Wuhan 430081, China.

Lei Liao is with the School of Physics and Technology, Wuhan University, Wuhan 430072, China, and also with the Key Laboratory for Micro/Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China (e-mail: liaolei@whu.edu.cn).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2020.3000259

the potential for fabricating low-power and hysteresis-free 2D materials based transistors with excellent stability.

## II. EXPERIMENTAL

The structure of bilayered-stacked dielectrics was shown in Fig. 1a. The source/drain region is defined by e-beam lithography (EBL). And the Cr/Au (15 nm/45 nm) electrodes were deposited by the thermal evaporator and lift-off processes. Subsequently, the PMMA solution (20 wt.%) in methyl ketone was spin-coated onto the substrate at the speed of 3500 rpm for 1 min, followed by annealing on a hot plate at 150 °C for 2 min. The thickness of PMMA is about 45 nm that confirmed by the ellipsometer ( $\alpha$ -SETM, J.A. Woollam. Co., Inc). The thin P(VDF-TrFE) layer was later formed by the spin-coating method at 4000 rpm for 1 min and then was baked at 130 °C for 30 min. The total thickness of PMMA/P(VDF-TrFE) dielectric layer was about 95 nm. To avoid the electron irradiation in the EBL process, a 40 nm Au top-gate electrode, the radius of which is about 25  $\mu$ m, was deposited with a shadow mask as shown in the inset of Fig. 1b. The fabricated device was shown in Fig. 1b, and the channel length of the device is 3  $\mu$ m. For the devices with individual PMMA and P(VDF-TrFE) dielectric, the spin-coating speed was set to 3000 r/min, and the thicknesses of PMMA and P(VDF-TrFE) dielectric layer were controlled to be about 95 nm. At last, electrical characteristics of all devices were performed using a Lake Shore TTPX probe station and an Agilent B1500A semiconductor parameter analyzer in the vacuum conditions.

## III. RESULTS AND DISCUSSION

The P-E properties of PMMA, P(VDF-TrFE), and PMMA/P(VDF-TrFE) were tested on the superconducting quantum interface device magnetometer (Quantum Design PPMS-9), as shown in Fig. 1c. The P(VDF-TrFE) dielectric layer yields a typical ferroelectric polarization phenomenon with a corrective voltage of  $\sim 14.9$  V and a residual polarization value of  $\sim 7.4$   $\mu$ C  $\cdot$  cm<sup>-2</sup>. As a nonpolar polymer, the polarization *versus* voltage (*P-V*) curve of PMMA indicates hysteresis-free characteristics. On the other hand, due to the electrostatic screening effect of the PMMA layer and the low partial voltage, the PMMA/P(VDF-TrFE) dielectrics show negligible ferroelectric characteristics.

Fig. 1d-f display typical transfer curves of the fabricated MoS<sub>2</sub> transistors integrated with different gate dielectrics. Since monolayer MoS<sub>2</sub> transistors typically exhibit low carrier mobility and high contact resistance, few-layer MoS<sub>2</sub> flakes with a thickness of around 4.5 nm are utilized as the channel layer. Due to the non-linear property of the ferroelectric P(VDF-TrFE), anti-clockwise transfer curves of the devices integrated with P(VDF-TrFE) dielectric layer present a voltage hysteresis ( $\Delta V_{TH}$ ) of  $\sim 0.7$  V (Fig. 1d). The hysteresis is often originated from the ferroelectric of P(VDF-TrFE) [11]. Since PMMA is a nonpolar hydrophobic polymer that can be crystallized at low temperatures, the aforementioned influence of moisture, oxygen, mobile charges, and other impurities can be suppressed [12]. Therefore, the device with PMMA dielectric exhibits a small  $\Delta V_{TH}$  of 0.3 V, as shown in Fig. 1e and




Fig. 1. (a) Schematic image of the top-gated MoS<sub>2</sub> transistors with different gate dielectric layers: P(VDF-TrFE), PMMA, and PMMA/P(VDF-TrFE). (b) The optical micrograph shows the contact between MoS<sub>2</sub> and metal electrodes, and the inset is the global image of the MoS<sub>2</sub> transistor. (c) Ferroelectric polarization characteristics of the dielectrics. (d)-(f) Typical transfer curves of the MoS<sub>2</sub> transistors with different gate dielectrics. The red line, black line, and blue line is corresponding to  $V_D = 1$  V, 0.5 V, and 0.1 V, respectively. The insets are the zoom in the curves of the transfer characteristic with  $V_D = 1$  V.

the inset. The PMMA/P(VDF-TrFE) bilayer-stacked dielectric can leverage the hysteresis-free operation of PMMA as well as the high-*k* property of P(VDF-TrFE), rendering small  $\Delta V_{TH}$  of 0.1 V with a low  $V_{TH}$  of  $-2.2$  V (Fig. 1f and inset).

To further evaluate the interface quality of the devices, the corresponding  $D_{it}$  is assessed, which can be extracted by the equation:

$$D_{it} = \frac{C_i}{q} \left( \frac{q \cdot SS}{kT \ln 10} - 1 \right) \quad (1)$$

where  $C_i$  is the capacitance per unit area,  $q$  is the electric charge,  $k$  is the Boltzmann constant,  $T$  is the temperature, and  $SS$  is subthreshold swing [13]. As the  $C_i$  is measured to be 70.0 nF  $\cdot$  cm<sup>-2</sup> for PMMA/P(VDF-TrFE) dielectric with a semiconductor parametric analyzer (Keithley 4200-SCS), and the dielectric constant of P(VDF-TrFE) and PMMA are 8.0 and 3.3, respectively [10], [14]. In this way, the  $D_{it}$  values of the P(VDF-TrFE), PMMA and bilayer stack are determined to be  $7.4 \times 10^{11}$  cm<sup>-2</sup>  $\cdot$  eV<sup>-1</sup>,  $9.0 \times 10^{11}$  cm<sup>-2</sup>  $\cdot$  eV<sup>-1</sup>, and  $7.0 \times 10^{11}$  cm<sup>-2</sup>  $\cdot$  eV<sup>-1</sup>, respectively. The results indicate that PMMA could form a high-quality interface with MoS<sub>2</sub> with low interface trap density.

As shown in Fig. 2a, the device with P(VDF-TrFE) dielectric shows a decreased on-state current with negative bias stress (NBS) time, which could be explained by the polarization and fatigue of P(VDF-TrFE) dielectric [15]. Under the negative electric field, the polarization direction of P(VDF-TrFE) directs from channel to gate, thereby pulling up the conduction band level and depleting electron in the channel. Additionally, the transfer curves of the devices with P(VDF-TrFE) dielectric shifts towards the negative direction because of the fatigue of ferroelectrics under electrical stress. The fatigue of ferroelectrics reveals decreased remnant polarization and increased coercive field, resulting in applying a larger gate voltage, which further leads to the on-state current variation under bias stress condition [16], [17]. Because of the excellent stability of PMMA, stable channel current and  $\Delta V_{TH}$  for devices are obtained in the vacuum conditions (Fig. 2b). The devices with PMMA/P(VDF-TrFE) bilayer dielectrics




Fig. 2.  $I_D$ - $V_G$  curves of the MoS<sub>2</sub> transistors with P(VDF-TrFE), PMMA, PMMA/P(VDF-TrFE) bilayer dielectrics, under (a-c) NBS at  $V_D = 1$  V and (d-f) PBS at  $V_D = 1$  V.

present the consistent transfer characteristics under NBS condition (Fig. 2c).

As shown in Fig. 2d, the on-state current of the MoS<sub>2</sub> transistors with P(VDF-TrFE) dielectric show the on-state current increases from 3.6  $\mu\text{A}/\mu\text{m}$  to 23.5  $\mu\text{A}/\mu\text{m}$  with positive bias stress (PBS) time and a negative shift of  $V_{TH}$  after 3600 s, owing to the fatigue of ferroelectric under bias stress. Under PBS conditions, the polarization of P(VDF-TrFE) induces accumulated electron in the channel, so that the electron concentration is increased after PBS. The on-state current almost maintains consistent values for both of the devices with PMMA and PMMA/P(VDF-TrFE) as dielectric (Fig 2e and f). The  $V_{TH}$  of MoS<sub>2</sub> transistors with PMMA/P(VDF-TrFE) dielectrics is around -0.75 V after 3600 s under PBS condition, indicating superior stability of the devices with PMMA/P(VDF-TrFE) bilayer dielectrics. As Illarionov et al demonstrated, the  $V_{TH}$  shift in MoS<sub>2</sub> transistors can be explained by the assuming charging/discharging of the defects [18].

The results of the bias stress test indicate the stability of MoS<sub>2</sub> transistor with bilayer dielectrics originates from the PMMA layer, and the PMMA prevents the interdiffusion actions at the ferroelectric P(VDF-TrFE) interfaces, leading to the robust reliability and stability of the MoS<sub>2</sub> transistors [19].

Fig. 3a presents the 101 measurement cycles with a test procedure lasting for 5 h, which is performed in vacuum condition, and the gate voltage sweeps from negative to positive and then back to a negative value in each cycle. Combined with the unchanged hysteresis loop, the results indicate excellent reliability of the MoS<sub>2</sub> transistors with PMMA/P(VDF-TrFE) bilayer dielectrics. Fig. 3b plots the corresponding output curves of the 1st cycle and the 101st cycle, showing unchanged output characteristics. Fig. 3c exhibits the  $\Delta V_{TH}$  and current variation ratio ( $\Delta I/I_0$ ) as a function of gate voltage sweeping cycles, which indicates the negligible variation of the device performance.

Low-frequency noise characterization is utilized to quantitatively analyze the performance and reliability of MoS<sub>2</sub> transistors. The noise spectra can be obtained by the equation:

$$S_{ID} = I_D^\beta / f^\gamma \quad (2)$$

where  $\beta$  and  $\gamma$  are the exponents on-state current and frequency ( $f$ ), respectively [20]. The Agilent B1500A and




Fig. 3. (a) Transfer curves of the MoS<sub>2</sub> transistors with PMMA/P(VDF-TrFE) bilayer dielectrics during 101-cycles measurements. (b) Typical output curves of the 1st cycle and the 101st cycle. (c)  $\Delta V_{TH}$  and  $\Delta I/I_0$  during cycle measurements. (d) Noise spectra of the MoS<sub>2</sub> transistor gated by PMMA/P(VDF-TrFE) with  $V_D = 0.5$  V. (e) Noise spectra dependence of the effective gate voltage at 30 Hz. (f)  $I_D$  fluctuation of the MoS<sub>2</sub> transistors with PMMA/P(VDF-TrFE) bilayer dielectrics.

E5052B with a resistor unit were used to analyze the low-frequency  $1/f$  noise of devices.

As shown in Fig. 3d, the power spectral density of channel current fluctuation ( $S_{ID}$ ) is calculated based on the channel current as a function of time. Linear fitting is carried out for the logarithmic ratio of  $S_{ID}/I_D^2$  and  $1/f$ . An ideal  $\gamma$  value of -1 is obtained. Therefore, the  $1/f$  noise characteristic is inferred, suggesting the noise is originated from the carrier number fluctuation. Fig. 3e is the plots of extracted  $S_{ID}/I_D^2$  under different gate voltages when  $f = 30$  Hz. The plot of power spectral density versus gate voltage shows a linear relationship in logarithmic coordinates with a slope approaching -2 (Fig. 3e). This variation conforms to the description of McWhorter model, in which the  $1/f$  noise is mainly caused by the carrier number fluctuation in the top-gated transistors with bilayer dielectrics [21]. In the theory of fluctuation mechanism of carrier number, trap defects in the dielectric interface randomly capture and release electrons, leading to the fluctuation of carrier concentration in the channel, thus generating the noise phenomenon [22]. The channel current fluctuation is an alternative method to quantitatively analyze performance, variability, and reliability of highly scaled devices. Fig. 3f presents the channel current at different times during low-frequency noise measurement, and the sampling rate is 0.25 ms/point. The inset in Fig. 3f is the statistical distribution of current extracted from Fig. 3f. The channel current negligibly changes with time, exhibiting the bias stress stability and low traps density in the devices.

#### IV. CONCLUSION

Low-voltage hysteresis-free MoS<sub>2</sub> transistors with excellent stability are fabricated by employing a low- $k$ /high- $k$  configuration of PMMA/P(VDF-TrFE) bilayer dielectrics. The high- $k$  dielectric affords high accumulated carrier density, while the low- $k$  dielectric promises the reasonably stable operation. The devices can not only retain low-voltage operation but also realize long-term stability. This work provides an alternative approach to fabricate high-performance 2D materials transistors with low-power consumption and hysteresis-free operation.

## REFERENCES

- [1] Y. Liu, X. Duan, Y. Huang, and X. Duan, "Two-dimensional transistors beyond graphene and TMDCs," *Chem. Soc. Rev.*, vol. 47, no. 16, pp. 6388–6409, Aug. 2018, doi: [10.1039/c8cs00318a](https://doi.org/10.1039/c8cs00318a).
- [2] S. B. Desai, S. R. Madhupathy, A. B. Sachid, J. P. Llinas, Q. Wang, G. H. Ahn, G. Pitner, M. J. Kim, J. Bokor, C. Hu, H.-S. P. Wong, and A. Javey, "MoS<sub>2</sub> transistors with 1-nanometer gate lengths," *Science*, vol. 354, no. 6308, pp. 99–102, Oct. 2016, doi: [10.1126/science.aah4698](https://doi.org/10.1126/science.aah4698).
- [3] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS<sub>2</sub> transistors," *Nature Nanotechnol.*, vol. 6, no. 3, pp. 147–150, Mar. 2011, doi: [10.1038/NNANO.2010.279](https://doi.org/10.1038/NNANO.2010.279).
- [4] J. Yang, S. Kim, W. Choi, S. H. Park, Y. Jung, M.-H. Cho, and H. Kim, "Improved growth behavior of atomic-layer-deposited high-*k* dielectrics on multilayer MoS<sub>2</sub> by oxygen plasma pretreatment," *ACS Appl. Mater. Interfaces*, vol. 5, no. 11, pp. 4739–4744, Jun. 2013, doi: [10.1021/am303261c](https://doi.org/10.1021/am303261c).
- [5] Y. Jeong, J. H. Park, J. Ahn, J. Y. Lim, E. Kim, and S. Im, "2D MoSe<sub>2</sub> transistor with polymer-brush/channel interface," *Adv. Mater. Interfaces*, vol. 5, no. 19, Oct. 2018, Art. no. 1800812, doi: [10.1002/admi.201800812](https://doi.org/10.1002/admi.201800812).
- [6] C. Yin, X. Wang, Y. Chen, D. Li, T. Lin, S. Sun, H. Shen, P. Du, J. Sun, X. Meng, J. Chu, H. F. Wong, C. W. Leung, Z. Wang, and J. Wang, "A ferroelectric relaxor polymer-enhanced p-type WSe<sub>2</sub> transistor," *Nanoscale*, vol. 10, no. 4, pp. 1727–1734, 2018, doi: [10.1039/c7nr08034d](https://doi.org/10.1039/c7nr08034d).
- [7] X. D. Wang, M. H. Tang, Y. Chen, G. L. Wu, H. Huang, X. L. Zhao, B. B. Tian, J. L. Wang, S. Sun, H. Shen, T. Lin, J. L. Sun, X. J. Meng, and J. H. Chu, "Flexible graphene field effect transistor with ferroelectric polymer gate," *Opt. Quantum Electron.*, vol. 48, no. 7, Jun. 2016, Art. no. 345, doi: [10.1007/s11082-016-0614-y](https://doi.org/10.1007/s11082-016-0614-y).
- [8] Y. Chen, X. D. Wang, P. Wang, H. Huang, G. J. Wu, B. Tian, Z. C. Hong, Y. T. Wang, S. Sun, H. Shen, J. L. Wang, W. D. Hu, J. L. Sun, X. J. Meng, and J. H. Chu, "Optoelectronic properties of few-layer MoS<sub>2</sub> FET gated by ferroelectric relaxor polymer," *ACS Appl. Mater. Interfaces*, vol. 8, no. 47, pp. 32083–32088, Nov. 2016, doi: [10.1021/acsami.6b10206](https://doi.org/10.1021/acsami.6b10206).
- [9] S.-H. Lee, Y. Xu, D. Khim, W.-T. Park, D.-Y. Kim, and Y.-Y. Noh, "Effect of polymer gate dielectrics on charge transport in carbon nanotube network transistors: Low-*K* insulator for favorable active interface," *ACS Appl. Mater. Interfaces*, vol. 8, no. 47, pp. 32421–32431, Nov. 2016, doi: [10.1021/acsami.6b06882](https://doi.org/10.1021/acsami.6b06882).
- [10] S. Uemura, M. Yoshida, S. Hoshino, T. Kodzasa, and T. Kamata, "Investigation for surface modification of polymer as an insulator layer of organic FET," *Thin Solid Films*, vols. 438–439, pp. 378–381, Aug. 2003, doi: [10.1016/S0040-6090\(03\)00773-9](https://doi.org/10.1016/S0040-6090(03)00773-9).
- [11] L. Liu, X. Wang, L. Han, B. Tian, Y. Chen, G. Wu, D. Li, M. Yan, T. Wang, S. Sun, H. Shen, T. Lin, J. Sun, C. Duan, J. Wang, X. Meng, and J. Chu, "Electrical characterization of MoS<sub>2</sub> field-effect transistors with different dielectric polymer gate," *AIP Adv.*, vol. 7, no. 6, Jun. 2017, Art. no. 065121, doi: [10.1063/1.4991843](https://doi.org/10.1063/1.4991843).
- [12] N. B. Ukah, J. Granstrom, R. R. S. Gari, G. M. King, and S. Guha, "Low-operating voltage and stable organic field-effect transistors with poly (methyl methacrylate) gate dielectric solution deposited from a high dipole moment solvent," *Appl. Phys. Lett.*, vol. 99, no. 24, Dec. 2011, Art. no. 243302, doi: [10.1063/1.3669696](https://doi.org/10.1063/1.3669696).
- [13] H. Yoshioka, J. Senzaki, A. Shimozato, Y. Tanaka, and H. Okumura, "Effects of interface state density on 4H-SiC n-channel field-effect mobility," *Appl. Phys. Lett.*, vol. 104, no. 8, p. 083516, Feb. 2014, doi: [10.1063/1.4866790](https://doi.org/10.1063/1.4866790).
- [14] S. K. Hwang, I. Bae, S. M. Cho, R. H. Kim, H. J. Jung, and C. Park, "High performance multi-level non-volatile polymer memory with solution-blended ferroelectric polymer/high-*K* insulators for low voltage operation," *Adv. Funct. Mater.*, vol. 23, no. 44, pp. 5484–5493, Nov. 2011, doi: [10.1002/adfm.201300372](https://doi.org/10.1002/adfm.201300372).
- [15] D. Zheng, J. Wang, W. Hu, L. Liao, H. Fang, N. Guo, P. Wang, F. Gong, X. Wang, Z. Fan, X. Wu, X. Meng, X. Chen, and W. Lu, "When nanowires meet ultrahigh ferroelectric field-high-performance full-depleted nanowire photodetectors," *Nano Lett.*, vol. 16, no. 4, pp. 2548–2555, Apr. 2016, doi: [10.1021/acs.nanolett.6b00104](https://doi.org/10.1021/acs.nanolett.6b00104).
- [16] A. Abliz, C.-W. Huang, J. Wang, L. Xu, L. Liao, X. Xiao, W.-W. Wu, Z. Fan, C. Jiang, J. Li, S. Guo, C. Liu, and T. Guo, "Rational design of ZnO: H/ZnO bilayer structure for high-performance thin-film transistors," *ACS Appl. Mater. Interfaces*, vol. 8, no. 12, pp. 7862–7868, Mar. 2016, doi: [10.1021/acsami.5b10778](https://doi.org/10.1021/acsami.5b10778).
- [17] D. Singh, D. Deepak, and A. Garg, "The combined effect of mechanical strain and electric field cycling on the ferroelectric performance of P(VDF-TrFE) thin films on flexible substrates and underlying mechanisms," *Phys. Chem. Chem. Phys.*, vol. 18, no. 42, pp. 29478–29485, Nov. 2016, doi: [10.1039/c6cp02740g](https://doi.org/10.1039/c6cp02740g).
- [18] Y. Y. Illarionov, G. Rzepa, M. Walzl, T. Knobloch, A. Grill, M. M. Furchi, T. Mueller, and T. Graser, "The role of charge trapping in MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN field-effect transistors," *2D Mater.*, vol. 3, no. 3, Sep. 2016, Art. no. 035004, doi: [10.1088/2053-1583/3/3/035004](https://doi.org/10.1088/2053-1583/3/3/035004).
- [19] W. Tang, J. Zhao, Y. Huang, L. Ding, Q. Li, J. Li, P. You, F. Yan, and X. Guo, "Bias stress stability improvement in solution-processed low-voltage organic field-effect transistors using relaxor ferroelectric polymer gate dielectric," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 748–751, Jun. 2017, doi: [10.1109/LED.2017.2696987](https://doi.org/10.1109/LED.2017.2696987).
- [20] X. Li, X. Xiong, T. Li, S. Li, Z. Zhang, and Y. Wu, "Effect of dielectric interface on the performance of MoS<sub>2</sub> transistors," *ACS Appl. Mater. Interfaces*, vol. 9, no. 51, pp. 44602–44608, Dec. 2017, doi: [10.1021/acsami.7b14031](https://doi.org/10.1021/acsami.7b14031).
- [21] S. L. Rummyantsev, C. L. Jiang, R. Samnakay, M. S. Shur, and A. A. Balandin, "1/*f* noise characteristics of MoS<sub>2</sub> thin-film transistors: Comparison of single and multilayer structures," *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 517–519, May 2015, doi: [10.1109/LED.2015.2412536](https://doi.org/10.1109/LED.2015.2412536).
- [22] X. Li, T. Li, Z. Zhang, X. Xiong, S. Li, and Y. Wu, "Tunable low-frequency noise in dual-gate MoS<sub>2</sub> transistors," *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 131–134, Jan. 2018, doi: [10.1109/LED.2017.2771832](https://doi.org/10.1109/LED.2017.2771832).